<?xml version="1.0"?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:dc="http://purl.org/dc/elements/1.1/"><rdf:Description rdf:about="https://dirros.openscience.si/IzpisGradiva.php?id=30243"><dc:title>Memristor based majority logic adders for error resilient image processing applications</dc:title><dc:creator>Natarajan,	Nithya	(Avtor)
	</dc:creator><dc:creator>Kuppusamy,	Paramasivam	(Avtor)
	</dc:creator><dc:subject>memristor</dc:subject><dc:subject>večinska logika</dc:subject><dc:subject>približno računanje</dc:subject><dc:subject>obdelava slik</dc:subject><dc:subject>HRTEM slika</dc:subject><dc:description>Approximate Computing (AC) enables energy-efficient and high-performance computation for error-resilient applications such as data analytics, image processing, and multimedia. With the growing demand for low-power, high-density storage in Artificial Intelligence and Machine learning applications, researchers are exploring emerging technologies like FinFETs, memristors, Carbon Nano Tube FET(CNTFET), and Quantum-dot Cellular Automata (QCA) to mitigate the constraints of CMOS scaling. This paper proposes an efficient majority logic design using hybrid memristor-CMOS technology for low-power arithmetic applications. A power-efficient 1-bit adder, comprising three majority gates and one inverter, is designed and compared with existing memristor-based adders. Three Approximate Adder designs such as MAA1, MAA2, and MAA3 are implemented in 8-bit fully approximate ripple carry structure and 8-bit error-tolerant ripple carry structure, integrating four approximate and four accurate adders. Circuit performance, including power and delay, is analyzed using Cadence Virtuoso, where MAA1 achieves the lowest Power-Delay Product (PDP) in both structures. Image quality metrics, assessed using MATLAB with 8-bit pixel depth images, indicate that MAA3 attains the highest Peak Signal-to-Noise Ratio (PSNR) in the fully approximate structure. Error analysis using Verilog coding shows that the proposed MAA2 design achieves a 24.12% error rate reduction in the error-tolerant structure compared to its fully approximate counterpart, demonstrating its efficiency in balancing accuracy and power consumption.</dc:description><dc:date>2025</dc:date><dc:date>2026-06-17 19:15:24</dc:date><dc:type>Neznano</dc:type><dc:identifier>30243</dc:identifier><dc:language>sl</dc:language></rdf:Description></rdf:RDF>
